Resources
ChipGeek Home
Discussion Area
Processor News
Chip Blurb Archive
Chip Features
Chip Software
Chip Mini-Glossary
ChipGeek Newsletter
Chip Links

Get the Specs
Processor Specs
Chipset Specs

FAQs
Overclocking FAQ
ChipGeek FAQ

Sections
UGeek
ChipGeek
PDAGeek
JobGeek

UGeek
Welcome
Buy UGeek T-Shirts
Register to Win!
Friends of UGeek
UGeek Newsletters
Site Map
Contact Us
Privacy Statement
Advertising Info

Processor Specs Mini - Glossary (derived from the UGeek Technical Glossary):

# A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

# A
3DNow!

B
boxed processor

C
cache memory | chipset | CISC | clock cycle | CPU | CXT core

D
die size

E F
EPIC

G H
gate

I J K
IA-32 | IA-64 | instruction

L
L1 Cache | L2 Cache | L3 Cache  | LSI

M N
M2020 Riser | MHz | micron process | microprocessor | MIPS | MMX | Moore's Law | MSI

O
overclocking

P Q
P54C | P55C | PGA | pipeline | pipeline burst cache | PPGA | processor clock | processor cycle

R
register | RISC

S
SECC | SECC2 | semiconductor | SMP | SSE | SSI | socket 370 | Socket 7 | Socket 8 | stepping
Super 7 | superscalar

T
tag RAM | transistor

U
ULSI

V W
VLSI

X Y
x86

Z
ZIF Socket

Back to Processor Specs Main Page

Need a processor term defined, and don't see it here? Click on the envelope to the left, or send a mail to processor@ugeek.com

Home | Welcome | Survey | Newsletters | Site Map | Contact Us
Advertise | Search | Privacy

© 1996-1999 UGeek - All rights reserved.